In this paper, a new single-resistance controlled sinusoidal oscillator (SRCO) using single universal voltage conveyor (UVC) has been presented. The proposed SRCO employs single universal voltage conveyor, three resistors, and two capacitors. The proposed configuration offers the following advantageous features (1) independent control of condition of oscillation and frequency of oscillation (2) low passive sensitivities. The validity of the proposed SRCO has been established by SPICE (version 16.5) simulations using Taiwan Semiconductor Manufacturing Company (TSMC) 0.18 µm technology.
Introduction
Implementation of sinusoidal oscillators and active biquadratic filters has become important modern analog active building blocks that have been introduced in [1] , and UVC is one of them which is emerging as a very flexible and versatile building block for analog signal processing and has been used earlier for realizing a number of functions. SRCOs play an important role in control systems, signal processing, communication, and instrumentation and measurement systems [2] - [7] . The applications, advantages, and usefulness of UVC have now been recognized in the realization of filters, in inductance simulation and in the realization of sinusoidal oscillator [8] - [15] . In ref. [16] , authors have been presented third-order quadrature oscillator using two second generation current conveyors, a UVC, three capacitors and three resistors. However, to the best of the knowledge and belief of the author, none of the SRCOs using single UVC has yet been presented in the literature so far. Therefore, the purpose of this paper is to present a new SRCO using a single UVC, two capacitors and three resistors.
The proposed structure offers (1) independent control of both frequency of oscillation and, condition of oscillation (2) low passive sensitivities. The validity of the proposed SRCO has been confirmed by SPICE simulation using 0.18 µm TSMC process parameters.
New Oscillator Configuration
The symbolic notation and equivalent circuit model of UVC are shown in 
The circuit of proposed SRCO is drawn in Figure 2 . ( )
Thus, the condition of oscillation (CO) and frequency of oscillation (FO) are given by CO:
Non-Ideal Analysis and Sensitivity Performance
Taking into account the non-idealities of UVC, the relationship between the port voltages and currents is shown by the hybrid matrix: the other ports (w and x) [11] . After considering the non-idealities of the UVC,
given by the hybrid matrix of Equation (6) 
CO: ( )
FO:
( )
The various sensitivities of FO can be found as
In the ideal case, the various sensitivities of ω 0 with respect to R 1 , R 2 , C 1 and C 2 are given as
Simulation
To confirm the validity of the presented SRCO, the circuit was simulated using SPICE. The voltage and current values selected for CMOS implementation of UVC are ±1.9 V and 100 µA, respectively. The passive elements were chosen as C 1 = C 2 = lnF, R 1 = R 2 = 2.4 kΩ and R 3 = 2.331 kΩ. The transient and steady state response of the proposed SRCO for the selected passive components are shown in Figure 3 and Figure 4 respectively. The SPICE simulated frequency response of the SRCO is shown in Figure 5 . CMOS implementation of universal voltage conveyor is shown in Figure 6 and the W/L ratios of transistors used in Figure 6 are given in Table 1 [15] . CMOS UVC was implemented 0.18 μm TSMC CMOS model parameters [17] . 
Conclusion

